Blog
About

2
views
0
recommends
+1 Recommend
0 collections
    0
    shares
      • Record: found
      • Abstract: not found
      • Article: not found

      Template-assisted selective epitaxy of III–V nanoscale devices for co-planar heterogeneous integration with Si

      Read this article at

      ScienceOpenPublisher
      Bookmark
          There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.

          Abstract

          Related collections

          Most cited references 24

          • Record: found
          • Abstract: not found
          • Article: not found

          Nucleation mechanisms and the elimination of misfit dislocations at mismatched interfaces by reduction in growth area

            Bookmark
            • Record: found
            • Abstract: not found
            • Article: not found

            Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications

             R Chau,  S Datta,  M. Doczy (2005)
              Bookmark
              • Record: found
              • Abstract: found
              • Article: found
              Is Open Access

              Ultrathin compound semiconductor on insulator layers for high performance nanoscale transistors

              Over the past several years, the inherent scaling limitations of electron devices have fueled the exploration of high carrier mobility semiconductors as a Si replacement to further enhance the device performance. In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied, combining the high mobility of III-V semiconductors and the well-established, low cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayers on Si has been explored. Besides complexity, high defect densities and junction leakage currents present limitations in the approach. Motivated by this challenge, here we utilize an epitaxial transfer method for the integration of ultrathin layers of single-crystalline InAs on Si/SiO2 substrates. As a parallel to silicon-on-insulator (SOI) technology14,we use the abbreviation "XOI" to represent our compound semiconductor-on-insulator platform. Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high quality InAs/dielectric interface is obtained by the use of a novel thermally grown interfacial InAsOx layer (~1 nm thick). The fabricated FETs exhibit an impressive peak transconductance of ~1.6 mS/{\mu}m at VDS=0.5V with ON/OFF current ratio of greater than 10,000 and a subthreshold swing of 107-150 mV/decade for a channel length of ~0.5 {\mu}m.
                Bookmark

                Author and article information

                Journal
                Applied Physics Letters
                Appl. Phys. Lett.
                AIP Publishing
                0003-6951
                1077-3118
                June 08 2015
                June 08 2015
                : 106
                : 23
                : 233101
                10.1063/1.4921962
                © 2015
                Product

                Comments

                Comment on this article