3
views
0
recommends
+1 Recommend
0 collections
    0
    shares
      • Record: found
      • Abstract: not found
      • Article: not found

      A 0.039 mm<formula formulatype="inline"><tex Notation="TeX">$^2$</tex> </formula> Inverter-Based 1.82 mW 68.6<formula formulatype="inline"><tex Notation="TeX">$~$</tex> </formula>dB-SNDR 10 MHz-BW CT-<formula formulatype="inline"><tex Notation="TeX">$\Sigma\Delta$</tex> </formula>-ADC in 65 nm CMOS Using Power- and Area-Efficient Design Techniques

      Read this article at

      ScienceOpenPublisher
      Bookmark
          There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.

          Related collections

          Author and article information

          Journal
          IEEE Journal of Solid-State Circuits
          IEEE J. Solid-State Circuits
          Institute of Electrical and Electronics Engineers (IEEE)
          0018-9200
          1558-173X
          July 2014
          July 2014
          : 49
          : 7
          : 1548-1560
          Article
          10.1109/JSSC.2014.2321063
          54c5ab0a-a8f7-47f8-ac5a-aa63dd9c2006
          © 2014
          History

          Comments

          Comment on this article