A rational design process: How and why to fake it

Clements, Paul C.; Parnas, David Lorge

doi:10.1109/TSE.1986.6312940

Record: found
Abstract: not found
Article: not found

A rational design process: How and why to fake it

Author(s): David Lorge Parnas , Paul C. Clements

Publication date (Print): February 1986

Journal: IEEE Transactions on Software Engineering

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

Read this article at

ScienceOpenPublisher

Bookmark

There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.

Related collections

Author and article information

Journal

Title: IEEE Transactions on Software Engineering

Abbreviated Title: IIEEE Trans. Software Eng.

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

ISSN (Print): 0098-5589

Publication date Created: February 1986

Publication date (Print): February 1986

Volume: SE-12

Issue: 2

Pages: 251-257

Article

DOI: 10.1109/TSE.1986.6312940

SO-VID: 778a0b57-a5af-404f-8f2d-14050443dd74

History

Data availability:

Comments

Comment on this article

scite_

Cited by 47

See all cited by

A rational design process: How and why to fake it

Read this article at

Related collections

Digitizing Fabrication

Author and article information

Journal

Article

History

Comments

Comment on this article

Similar content 3,696

Cited by 47