5
views
0
recommends
+1 Recommend
0 collections
    0
    shares
      • Record: found
      • Abstract: not found
      • Conference Proceedings: not found

      Modeling processor idle times in MPSoC platforms to enable integrated DPM, DVFS, and task scheduling subject to a hard deadline

      proceedings-article
      1 , 1 , 1
      ACM
      ASPDAC '19: 24th Asia and South Pacific Design Automation Conference (ASPDAC '19)
      21 01 2019 24 01 2019

      Read this article at

      ScienceOpenPublisher
      Bookmark
          There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.

          Related collections

          Author and article information

          Conference
          ACM
          January 21 2019
          January 21 2019
          January 21 2019
          January 21 2019
          : 532-537
          Affiliations
          [1 ]University of Southern California
          Article
          10.1145/3287624.3287630
          8d655880-040d-4147-bd21-91c1c724742b
          © 2019

          http://www.acm.org/publications/policies/copyright_policy#Background

          ASPDAC '19: 24th Asia and South Pacific Design Automation Conference
          ASPDAC '19
          Tokyo Japan
          21 01 2019 24 01 2019
          SIGDA ACM Special Interest Group on Design Automation
          IEICE ESS Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
          IEEE CAS
          IEEE CEDA
          IPSJ SIG-SLDM Information Processing Society of Japan, SIG System LSI Design Methodology
          History

          Comments

          Comment on this article