We propose a novel formal method to compute an upper estimation of the WCET that contains the loss of precision and also can be easily parametrized by the hardware architecture. Assuming that there exists an executable timed model of the hardware, we first use symbolic execution [5] to precisely infer the execution time for a given instruction flow. We secondly identify execution states that can be merged with no loss of precision. Depending on the loss of precisionwe are ready to accept, we finally merge execution paths that have similar execution times.
Content
Author and article information
Contributors
Bilel Benhamamouch
Bruno Monsuez
Franck Védrine
Conference
Publication date:
July
2008
Publication date
(Print):
July
2008
Pages: 1-12
Affiliations
[0001]UEI, ENSTA, 32 Bd Victor, 75739 Paris cedex 15, France
[0002]CEA, LIST, Boîte 65, Gif-sur-Yvette, F-91191 France