Blog
About

130
views
0
recommends
+1 Recommend
1 collections
    4
    shares
      • Record: found
      • Abstract: found
      • Conference Proceedings: found
      Is Open Access

      A Logic to Specify and Verify Synchronous Transitions

      ,

      3rd Irish Workshop on Formal Methods (IWFM)

      Formal Methods

      1st - 2nd July 1999

      Read this article at

      Bookmark
          There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.

          Abstract

          This paper introduces a formalism named SINC aimed at the design and verification of synchronous concurrent systems. The components of this formalism are a transition system and a first-order linear-time temporal logic. The SINC transition system adopts a synchronous computation model, includes a method to solve write-conflicts, and represents transitions as possibly non-terminating imperative commands. The SINC logic allows for formal reasoning about SINC transition systems using compositional and modular proofs. Such features are important to the verification of a large class of systems, but they are missing in other formalisms based on transition systems and temporal logics. This paper also discusses some of the pragmatics in specifying and verifying systems using SINC, and presents extensions to deal with generic parameters and regular structures. SINC is based on the Hoare logic and the UNITY formalism.

          Related collections

          Most cited references 7

          • Record: found
          • Abstract: not found
          • Article: not found

          The temporal logic of actions

            Bookmark
            • Record: found
            • Abstract: not found
            • Article: not found

            An introduction to assertional reasoning for concurrent systems

              Bookmark
              • Record: found
              • Abstract: not found
              • Article: not found

              A refinement calculus for the synthesis of verified hardware descriptions in VHDL

                Bookmark

                Author and article information

                Contributors
                Conference
                July 1999
                July 1999
                : 1-16
                Affiliations
                Instituto de Informática, UFRGS

                Porto Alegre, RS, Brazil
                Article
                10.14236/ewic/IWFM1999.14
                © Vanderlei Moraes Rodrigues et al. Published by BCS Learning and Development Ltd. 3rd Irish Workshop on Formal Methods

                This work is licensed under a Creative Commons Attribution 4.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/

                3rd Irish Workshop on Formal Methods
                IWFM
                3
                Galway, Ireland
                1st - 2nd July 1999
                Electronic Workshops in Computing (eWiC)
                Formal Methods
                Product
                Product Information: 1477-9358BCS Learning & Development
                Self URI (journal page): https://ewic.bcs.org/
                Categories
                Electronic Workshops in Computing

                Comments

                Comment on this article